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Power factorThe 1-bit adder circuits are schematized using pass transistor logic (PTL) technique, that’s optimized by
the Shannon expansion theorem. The proposed 32 bit carry increment adder (CIA) circuit is designed by
bit slice method. The CIA adder layout gives tremendous change compared to existing author results. The
proposed circuit achieved better performance on power consumption, speed, throughput, and area. The
32-bit adder circuits are implemented in various types of 1-bit adder cells, such as Shannon, Mixed-
Shannon and MCIT-7T. Furthermore, the 32-bit CIA adder layout is furtherly investigated for RLC inter-
connect parameter such as capacitive impedance, inductive impedance, power factor sin /, tan / for
applying frequency. The 32 bit adder circuit acts in a better way than existing circuits in terms of power
dissipation, delay, throughput, latency, power factor, sin / and tan /.
 2016 Karabuk University. Publishing services by Elsevier B.V. This is an open access article under the CC
BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/).1. Introduction
The modern electronics industries have attained a remarkable
growth over the last two decades due to the rapid advances in inte-
grated technologies, Ultra-Large-Scale Integration systems design
[1]. The current leading technology such as low bit rate cellular
communication provides the end-users a certain amount of pro-
cessing power and portability. This ultra-deep submicron continu-
ous growth of digital design is well developed with significant
logical implication. The other consequential features are informa-
tion technology. This is progressively personalized contrary to cor-
porate services such as decoding/encoding, which are used by
devices to give more intelligent performance to meet industry
demands and are portable to allow more flexibility/mobility [2].
In binary addition, the existing author proposed many circuit
architectures dealing with wide range of performance [3]. The
design cell of transistor level is realized for ASIC circuit design
[4]. The optimum trends of adders are determined Ripple Carry
Adder (RCA), Carry Look ahead Adder (CLA), and the carry incre-
ment adders (CIAs) show finest carrying into action of cell-based
design [4]. These three adder gives better performance, whichcover the entire range of the potential area. The propagation delay
trade-offs made up in the more general prefix adder architecture.
This paper mainly focuses on interconnect analysis of designing
32-bit RCA, CLA and CIA adder. The 32 bit adder is implemented by
1 bit adder such as Shannon, Mixed-Shannon and MCIT 7-T that are
designed by Pass-Transistor Logic (PTL) technique. The 32 bit adder
is designed by bit slice method to reduce the computation time.
The 32 bit adder circuit are analysed for power consumption,
delay, chip size, throughput and EPI. The interconnect analysis of
the 32-bit adder circuit validated total impedance, power factor
cos/, sin/ and angle factor tan/.2. Design method of adder circuit
The concept of design behind PTL is using NMOS transistor to
reduce the transistor count, which is implemented in full adder
logic circuits [5]. The Shannon expansion theorem explained that
every logic idea could be elaborated by two terms, the first term
variable setting to logic ‘1’, afterwards multiplying it by the vari-
able and second term setting the variable to logic ‘0’ and multiply-
ing by its complement values. The fullest reduction could be
achieved by repeating Shannon’ expansion theorem for each vari-
able in the expression. A Shannon’s Theorem, state that function
of many variables, f(a0, a1, a2. . ., ai. . ., an) could be written as the sum
of two terms, one with a particular variable (say ai) set to 0, and
one with it set to 1.ng. Sci.
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The NMOS trees are identified on the convergences to fulfil the
expanded Shannon function. The consecutive pair makes it as one
transistor and transistor is having variable together complement
variable where they cancel each other [6].
A design of full adder circuit combines two techniques where
Multiplexing Control Input Technique is for the sum operation
and Shannon theorem is for the carry operation [4]. According to
reference [6] [7], the full adder circuit was designed.2.1. 32-Bit adder
The cascading of 32-bit adder carry increment adder shown in
Fig. 1, which is expected to minimize delay from the carry-in,
(Ci) to the carry-out, (Ci+1) [6]. The full adder is with input operands
A and B. The carry input C is propagated and Generated as G = A * B
and propagate Pi = A + B. Normally, the two carry chains are imple-
mented with CSA adder blocks, with Ci = 0, and Ci = 1 respectively.
According to CSA adder concept, the exploitation the correlation
between the two carry chains in each block would be minimised.
The implemented full adders are realised with more sophisticated
transistor circuits using MOSFET such that a carry Ci can propagate
quickly to higher bit positions through pass transistors [7]. When
Ai = Bi = 0, the NMOSFET become conductive, and the carryout
Ci+1 becomes logical ‘0’ because the carry-out terminal Ci+1 is con-
nected with the ground. According to CSA adder concept, The Carry
Look ahead Adder is generate the sum and propagate the carry sig-
nals. The full adder input An, Bn and Cin of 1 bit digit generated if
addition carry in put always 1. The binary addition A and B would
be generated when both inputs (A, B) are 1. According to Boolean
identities, the carry input for an i + 1 bit (sin(i+1)) is in (i+1) = Gi (Pi.
Cini), that are implemented in CLA determines whether the binary
logic pair will be generated or propagating the carry [8].
The signal is generated at LSB, which is rippling through the bits
in LSB group, bye passes the order of n (n  2) groups, and ripples
through the n  1 bits in the MSB group [9,10]. The basic structure
of the CIA is slightly modified as 0:0, 1:0 and 2:0, which implants
half-adder circuit instead of a full adder. The 32-bit CIA adder bin-
ary rate is implemented by half adder instead of a full adder, which
is reduces the 18 transistors in mixed Shannon, Shannon and
MCIT-7T based circuits to carry increment adder circuit.3. Result and discussion
The 32-bit RCA, CLA and CIA adder circuits are designed using 1-
bit Mixed-Shannon, Shannon and MCIT-7T full adder circuits. The
32-bit adder parameter analysis measured from BSIM 4 advanced
analyser and it has been done for optimal power consumption,Fig. 1. Basic structure of the carry increment adder.
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[11]. The 32-bit adder circuit furtherly analysed for interconnect
component such as R, L and C in geometric design of the layout.
The frequency response for the 32-bit RCA, CLA and CIA are mea-
sured from the MCIT-7T adder circuit layout. The 32 bit adder par-
asitic impedance dominates integrated circuit performance and
interconnect lines were modelled as a short circuit [12]. With the
continuous scaling of technology, the interconnected capacitance
to reference plane becomes comparable to the gate capacitance,
requiring the lines to be modelled as lumped capacitor. This paper
intends to find layout parameter parasitic RLC in order to find
impedance, power factor cos/, sin/ and tan/ in the 32bit adder
circuit.3.1. Validation of designed 32-bit MCIT-7T adder circuit
The 32-bit MCIT-7T adder based CIA adder circuits are evalu-
ated by timing diagram and total number of transistors used are
1056. All 32 bit inputs are validated and carry indicated as the
33th of the bit which is indicated as Carry Out. The 32-bit carry
increment adder (CIA) circuit is designed for Mixed-Shannon,
Shannon and MCIT 7-T and it is based on RCA, CLA and CIA 32
bit adder circuit and its results are illustrated in Table 1. The results
shows superiority of CIA logic over other adder logic. Lower power
dissipation occurs for a 32-bit adder circuit designed using PTL
logic for a 65 nm feature size.
The designed 32-bit CIA adder layout has to be analysed for out-
put parameter analysis issues. The 1 bit binary adder circuit is
designed, which mainly focuses on PTL. The majority of NMOS
transistor are analysed by saturation mode of NMOS transistor.
The output transistor drains current in saturation modes are
almost fence-sitter of voltage of the drain – source (VDS) and tran-
sistor acts as a current source due to no conventional current in the
drain source region of the channel [14]. According to design con-
cept, the given full adder function is schematised by pass transistor
logic. When input is logically 1, the NMOS transistor gets saturated.
The output current (ID) is calculated in saturation mode. When
input is propagating from logical low to high (tPLH), the output cur-
rent is assumed to be linear. The designed 32 bit CIA circuit output
current depends on the width of the layout, length of the layout,
thickness of the layout, mobility carrier and gate source voltage
of the output transistor [12,13]. If all constants are known values,
then the following equation (2) can predict ID for any value of
VGS in the saturated region and it can predict ID in the non-
saturated region if VGS and VDS are defined [15].dID
dVDS
¼ lneox
2Tox
Wn
Ln
d2ðVGSn  VtnÞ  2VDSne ð2Þ
This equation (2) holds for each of the intersection points in the
output characteristics. Eq. (2) could be extended to define the
NMOS saturated bias condition. Our MCIT-7T based 32 bit CIA
adder circuit analyses output characteristics, and analyses output
voltage VDS versus ID in drain terminal of output transistor [16].
The maximum output voltage is equal to 0.7 V (maxVDS = VDD).
According to ID transfer characteristics, our 32-bit CIA adder gets
into the ohmic region at VDS = 0.42 V.
Our 32 bit adder RLC model circuit is compared with recent 32
bit adder article and shows that designed circuit reduces 97.87%
power dissipation and 63% delay when compared to ref [14] circuit.
Overall, our 32 bit adder circuit gives better performance than
other existing circuit, which is clearly indicating in Table 2. The
CIA circuit reduces the critical path due to all carry in and sum cir-
cuit has regular current flow and fewer number of transistors are
used.sis in Shannon expansion theorem based on 32 bit adder circuit, Eng. Sci.
Table 1
Propagation delay, power dissipation, area, throughput, latency and EPI for 32 bit adder circuits.
Adder type Adder cell Power (lW) Delay (ps) Area (lm2) Throughput (MHz) Latency (ns) EPI (pJ) Number of transistors
RCA M. Shannon 9.231 2543 310  160 0.569 27.46 12.04 1152
Shannon 8.013 2421 300  155 0.543 28.77 13.32 1408
MCIT-7T 8.956 2347 295  150 0.564 27.70 13.56 960
CLA M. Shannon 11.452 1564 320  165 0.658 23.74 11.54 2080
Shannon 10.981 1409 320  165 0.789 19.80 12.76 2200
MCIT-7T 9.987 1309 308  162 0.984 15.87 12.81 1830
CIA M. Shannon 7.550 1964 308  155 0.798 19.58 9.087 1248
Shannon 7.998 1254 314  155 0.865 18.06 8.945 1504
MCIT-7T 6.871 1109 304  152 0.987 15.83 8.764 1056
Table 2
Comparison table for 32 bit adders.
Our circuit Ref [12] Ref [5] Ref [10]
Power 6.871 (lW) 0.77 mW 0.377 mW 3.8 mW
Delay 1.109 ns 3.83 ns 3.40 ns 1.60 ns
Area lm2 304  152 – – 13,000
PDP – 1.28  1012 –
Throughput 0.865 (GHz)
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The interconnect analysis is essential for arithmetic circuit,
which gives an idea about how reduced parameter effects RLC
component in adder circuits. The modified 32 bit adder circuit is
reduced, using fewer transistor in the design and number of nodes
in the geometric layouts. The 32 bit adder circuit layout is simu-
lated by CMOS 65 nm feature size, corresponding its voltage
0.7 V and 6 metal layers. In this paper, the 32-bit adder circuit lay-
out characteristic impedance Z0 is the rate of amplitude, which is
used for measuring electric characteristics and wave propagation
in a layout with absence of reflection [17]. The characteristic impe-
dance in the designed 32 bit CIA adder is purely real. According to
geometric layout, the impedance appears as a resistance. The lay-
out inductive impedance (L) and capacitive impedance (C) are
derived from its general equations, that are shown in Eqs. (3)
and (4).
L ¼ CZ2o þ j
R
x
 GZ
2
0
x
 !
ð3Þ
and
C ¼ L
Z20
þ j G
x
 R
xZ20
 !
ð4Þ
According to above equation, the interconnect analysis of the
32 bit adder circuit values are given in Table 3. The interconnect
load capacitance is 76.77 fF/mm2 for 65 nm feature size, which
include the wire and stray capacitances. The parasitic value of
inductance is 1 nH, which is constant for the whole layout.Table 3
The values of interconnects parameters.
Components Values
Supply Voltage (VDD) 0.7 V
Load Capacitance (CL) 76.77 fF/mm
Inductance 1nH
Resistance 55 X to 105 X
Feature size 65 nm
Please cite this article in press as: C. Senthilpari et al., Layout parameter analy
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In the adder circuit, the resonant frequency values are mea-
sured for various capacitance and for constant inductor values.
The reactive capacitance is the reciprocal of capacitor that offers
a current due to its phase-shifted storage and release of energy
in its electric field. The reactive capacitance is symbolized by the
capital letter ‘‘X” and is measured in ohms. The capacitive reac-
tance can be calculated using this formula: XC = 1/(2pfC). The
Capacitive reactance decreases with increasing frequency. In other
words, the higher the frequency, the lesser it opposes (the more
it ‘‘conducts”) and the AC flow of electrons, are shown in Figs. 2a
and 2b.
The capacitor values are chosen from 20 pF to 50 pF. An induc-
tor value is 1nH, the input frequencies are chosen from 100 MHz to
2000 MHz. The corresponding impedance factor Z (L) and Z (C) are
measured using BSIM 4 analyser. The results show that Z (L)
increases and Z (C) decreases while increasing the frequency,
which is indicated in Fig. 2a. The 32-bit CIA adder circuit frequency
versus inductive impedance and capacitive impedance values areFig. 2a. Frequency versus impedance for Z (L).
sis in Shannon expansion theorem based on 32 bit adder circuit, Eng. Sci.
Fig. 2b. Frequency versus impedance of Z (C).
4 C. Senthilpari et al. / Engineering Science and Technology, an International Journal xxx (2016) xxx–xxxcalculated by varying output capacitance values. The important
factor of capacitive impedance and inductive impedance are calcu-
lated from the 32 bit adder layout by using the below mentioned
formula. According to layout parameter, the inductance
ðLÞ ¼ 2x ln 5:98h0:8wþt and capacitance C ¼ 0:264xðerþ1:41Þln 5:98h0:8wþtð Þ .
The 32-bit CIA adder layout simulation for resonance circuit is
shown in Fig. 2b.
The characteristic impedance is an inductive impedance Z (L)
= jxL and capacitive impedance ZðCÞ ¼ 1jxC respectively. In Eq. (4),
R represents the loss of resistance in the real factor of impedance
in the layout. Two kinds of impedance are measured in the layout
that inductor real and the capacitor has the opposite sign of the
inductor. When measuring frequency in the layout and keeping
constant capacitance. The real part is active in geometric layout,
which gives minimum value at the x0 frequency [18]. At the fre-
quency level, x0L = 1/x0C, the sum of the imaginary values of
capacitive impedance and inductive impedance imaginary values
are tend to zero, that are leads R to a minimum at (x0) frequency.
The Frequency versus capacitance impedance is shown in Fig. 3.
An equivalent impedance isFig. 3. Frequency versus capacitance.
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1
jxC ðRþ jxLÞ
1
jxC þ ðRþ jxLÞ
¼ Rþ jxL
1x2LC þ jxCR ð5Þ
When analysis of 32 bit adder geometric layout RLC at resonant
frequency level where 1  x02LC = 0, and assume quality factor
Qo =xoL/RL.
Zeq ¼ RL þ jxoLjxoCR ¼ RL
1þ jQ
jxoCR
 RxoL
xoCR
ð6Þ
In applying frequency on the layout, the characteristic impe-
dance is x0L ¼ 1x0C and Zeq = Qo
2 RL. The 32 bit adder layout output
impedance is calculated by Eq. (6)
ZO ¼ 87ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃer þ 1:41p log
5:98xH
0:8W þ T
 
ð7Þ
The simulated values of 32 bit adder layout with width
W = 0.2 lm, Height (H) = 483 lm, T = 11 lm and er = 0.08. The
32 bit adder chip size is calculated from its width and height of
the layout.
3.4. Power factor (cos/)
The power factor of the layout is an important measurement in
RLC interconnect, because it indicates how effective power equals
evident power. The interconnect analysis systems are time deriva-
tive of charge in the output impedance [19]. The equation of
charges in interconnect analysis is the time derivative of charges
in output impedance.
If x is the charge and apply voltage v P 0; the power factor of
the layout may be rewritten in terms of phase, which is indicated
below:
xðtÞ ¼ x0 cosðxt uÞ ð8Þ
dx
dt
¼ xx0 cosðxt uÞ ð9Þ
d2x
dt2
¼ x2x0 cosðxt uÞ ð10Þ
These concepts are substituted in the second order equation to
find the speed of charge,
d2x
dt2
þ dx
dt
v þx20x ¼ x20X0 cosðxtÞ ð11Þ
Eq. (11) becomes
x20 x2
 
x0 cosðxt uÞ xx0 sinðxt uÞ ¼ x20X0 cosðxtÞ ð12Þ
The equation can be expanded as
x0 x20 x2
 
cosuþ x0vx sinuþx20X0
 
cosðxtÞ
þ x0 x20 x2
 
sinu vx cosu  sinðxtÞ ¼ 0 ð13Þ
Eq. (13) can be satisfied, if cosxt and sinxt are constant, then
remains individually equal to zero. In other words,
x20 x2
 
sinu vx cosu ¼ 0 ð14Þ
Eqs. (13) and (14) can be combined
x0 ¼ x
2
0X0
x20 x2
 þ vx  ; ð15Þ
The power factor may rewrite as
u ¼ tan1 vx
x20 x2
 
ð16Þsis in Shannon expansion theorem based on 32 bit adder circuit, Eng. Sci.
Fig. 4. Frequency versus power factor.
Fig. 5. Frequency versus sin (/).
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power factor increased until 600 MHz. The frequency started to
decrease by a higher frequency due to load capacitance value
decrease, which is clearly indicated in Fig. 4. The layout intercon-
nect Power factor is the ratio of real power to apparent power in
a layout [20]. The lower the power factor, the higher the current
draw. Higher current requires thicker wires and a more robust
infrastructure in order to minimize power dissipation [21].
Furthermore, the 32 bit CIA adder circuit is investigated for the
angle factor tan / and sin/. According to Eq. (16), tan / becomes
tan u ¼ vx
x20 x2
 
ð17Þ
and so
cosu ¼ 1ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
1þ tan2u
q ¼ x20 x2
x20 x2
 2 þ v2x2h i1=2 ð18Þ
According to Eq. (18), the power factor depends upon the angu-
lar frequency. Our 32-bit adder circuit analyses power factor for
different load capacitance values [22]. According to the dynamic
power equation, when the load capacitance values increase the fre-
quency values increase. The increased frequency values are clearly
indicated in Fig. 5.
f ¼ PD
CLV
2
DD
ð19Þ
In addition, the 32-bit CIA adder look into the initial voltage, x0,
which is to dependable and lagging phase of the frequency x. The
Fig. 5 shows x0/X0 and phase angle (/) graphed as functions of
angular frequency for different values of v/x0. The response of
the 32 bit adder circuit is in-phase (/  0), phase quadrature
(/ = p/2) and anti-phase (/  p) are calculated for applying
frequency.
Eqs. (16) and (11) will give a new resonant frequency for geo-
metric 32 bit adder circuit layout in terms of quality factor.
x0ðx ¼ x0Þ
X0
¼ x0v ¼ Qf ð20Þ
The quality factor, Qf could be addressed as a resonant amplifi-
cation factor of the 32 bit adder circuit, which is close to resonance
[i.e., |x  x0|  v <x0],Please cite this article in press as: C. Senthilpari et al., Layout parameter analy
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x0ðx¼x0Þ ;
sinu ¼ vx
ðx0xÞ2þx2v2½ 1=2 ;
ð21Þ
This follows because
x20 x2 ¼ ðx0 þxÞðx0 xÞ  2x0ðx0 xÞ:
According to an RLC interconnect analysis in 32 bit adder, the
output voltage can be calculated by voltage transfer characteristics
(VTC). If the angular frequency increases, the sin factor also
increases by CL value, which is clearly indicated in Fig. 5.
The interconnect analysis of RLC circuit has a phase lag which is
obtaining for applying frequency edges are p/4 and 3p/4, respec-
tively. Moreover, the reciprocal of the quality factor is always a
ratio value of change of frequency and instantaneous frequency
values, which is shown in (22).
Dx
x0
¼ v
x0
¼ 1
Qf
ð22Þ
The quality factor Qf of the 32 bit adder circuit scale can be
assumed as Qf and Q
1
f respectively. Thus, applying the frequency
and changing amplitude in layout area is under the resonance peak
stays roughly constant, when quality factor (Qf) changes. If 32 bit
adder bit stream give instantaneous power, and calculated from
below mentioned:
PðtÞ ¼ FðtÞ þ dx
dt
ðtÞ ¼ kX0x0x cosðxtÞ sinðxt uÞ
¼ kX0x0x cosðxtÞ sinðxtÞ cosu cos2ðxtÞ sinu
  ð23Þ
The average power of the layout, when the input current is var-
ied at wave propagation occur in a layout is;
P ¼ 1
2
kX0x0x sinu ð24Þ
Since cosðxtÞ sinðxtÞ ¼ 0 and cos ðxtÞ2 ¼ 1=2. The average
power consumption can be calculated by applying frequency,
which is close to the peak frequency at RLC component value. So,
the total power can be calculated as
P  1
2
x0kX20Qf
v2
4ðx0 xÞ2 þ v2
" #
ð25Þsis in Shannon expansion theorem based on 32 bit adder circuit, Eng. Sci.
Fig. 6. Frequency versus tan (/).
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 14K2X20x20x2  P2
	 
r ð26Þ
According to Eq. (26), the effect of tan / with respect to fre-
quency is given in Fig. 6.
Thus, the maximum power consumption occurs at the RLC
interconnector x = (x0). The power consumption is reduced to half
of this maximum value [23]. Moreover, the power consumption is
proportional to the quality factor (Qf). The 32 bit adder circuit sim-
ulates frequency versus angle factor (tan/), which is shown in
Fig. 6. When the frequency increases, the angle factor decreases.
In the higher frequency, the angle factor leads to a constant value.
4. Conclusion
The proposed 32-bit adders are designed using 1-bit Shannon,
1-bit Mixed-Shannon, MCIT-7T by bit slice method. The results
are examined by BSIM 4 analyser in terms of total power dissipa-
tion (PD), propagation delay, layout area, throughput, latency and
energy per instruction (EPI). The results of characteristic impe-
dance are analysed. The 32-bit CIA adder circuits give better per-
formance than existing adder circuits. According to layout
analysis, the 32 bit CIA adder based on Shannon 1 bit adder circuit
gives low impedance absorption, power factor, and resonance of
sin/, cos/ and tan/ calculated for standard cell layout parameter.
The 32 bit CIA adder gives better performance than other existing
circuit. So, our proposed 1 bit adder and modified 32 bit CIA adder
circuits can be used in low power application circuit.Please cite this article in press as: C. Senthilpari et al., Layout parameter analy
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